Diagonal 6 mm (Type 1/3) CCD Image Sensor for NTSC Color

ICX810AKA

Description

The ICX810AKA is an interline CCD image sensor suitable for NTSC color video cameras with a diagonal 6 mm (Type 1/3) system. This chip features a field period readout system and an electronic shutter with variable charge-storage time. This chip is suitable for applications such as surveillance cameras.

Features

- High sensitivity
- High saturation signal
- High resolution, low dark current
- Excellent anti-blooming characteristics
- Ye, Cy, Mg, and G complementary color mosaic filters on chip
- Continuous variable-speed shutter function
- No voltage adjustments (Reset gate and substrate bias need no adjustment.)
- Reset gate: 3.3 V drive
- Horizontal register: 3.3 V drive

Package

16-pin DIP (Plastic)
Device Structure

- Interline CCD image sensor
- Image size
  Diagonal 6 mm (Type 1/3)
- Number of effective pixels
  976 (H) × 494 (V) approx. 480 K pixels
- Total number of pixels
  1020 (H) × 508 (V) approx. 520 K pixels
- Chip size
  5.58 mm (H) × 4.67 mm (V)
- Unit cell size
  5.0 μm (H) × 7.40 μm (V)
- Optical black
  Horizontal (H) direction: Front 4 pixels, rear 40 pixels
  Vertical (V) direction: Front 12 pixels, rear 2 pixels
- Number of dummy bits
  Horizontal: 12
  Vertical: 1 (even fields only)
- Substrate material
  Silicon

Optical Black Position

(Top View)
USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

• The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
• You should not use the Products for critical applications which may pose a life- or injury-threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
• Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

• Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

• If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law

• This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.

Other Applicable Terms and Conditions

• The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.
Block Diagram and Pin Configuration

(Top View)

Pin Description

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Symbol</th>
<th>Description</th>
<th>Pin No.</th>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Vφ4</td>
<td>Vertical register transfer clock</td>
<td>9</td>
<td>VDD</td>
<td>Supply voltage</td>
</tr>
<tr>
<td>2</td>
<td>Vφ3</td>
<td>Vertical register transfer clock</td>
<td>10</td>
<td>GND</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>Vφ2</td>
<td>Vertical register transfer clock</td>
<td>11</td>
<td>φSUB</td>
<td>Substrate clock</td>
</tr>
<tr>
<td>4</td>
<td>Vφ1</td>
<td>Vertical register transfer clock</td>
<td>12</td>
<td>VL</td>
<td>Protective transistor bias</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>GND</td>
<td>13</td>
<td>φRG</td>
<td>Reset gate clock</td>
</tr>
<tr>
<td>6</td>
<td>NC</td>
<td>NC</td>
<td>14</td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>NC</td>
<td>NC</td>
<td>15</td>
<td>Hφ1</td>
<td>Horizontal register transfer clock</td>
</tr>
<tr>
<td>8</td>
<td>VOUT</td>
<td>Signal output</td>
<td>16</td>
<td>Hφ2</td>
<td>Horizontal register transfer clock</td>
</tr>
</tbody>
</table>
### Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Item</th>
<th>Ratings</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Against ( \phi_{\text{SUB}} )</td>
<td>( V_{\text{DD}}, V_{\text{OUT}}, \phi_{\text{RG}} - \phi_{\text{SUB}} )</td>
<td>(-39 \text{ to } +12 )</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>( V_{\phi_1}, V_{\phi_3} - \phi_{\text{SUB}} )</td>
<td>(-46 \text{ to } +17 )</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>( V_{\phi_2}, V_{\phi_4}, V_L - \phi_{\text{SUB}} )</td>
<td>(-46 \text{ to } +0.3 )</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>( H_{\phi_1}, H_{\phi_2}, \text{GND} - \phi_{\text{SUB}} )</td>
<td>(-39 \text{ to } +0.3 )</td>
<td>V</td>
</tr>
<tr>
<td>Against GND</td>
<td>( V_{\text{DD}}, V_{\text{OUT}}, \phi_{\text{RG}} - \text{GND} )</td>
<td>(-0.3 \text{ to } +20 )</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>( V_{\phi_1}, V_{\phi_2}, V_{\phi_3}, V_{\phi_4} - \text{GND} )</td>
<td>(-10 \text{ to } +17 )</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>( H_{\phi_1}, H_{\phi_2} - \text{GND} )</td>
<td>(-10 \text{ to } +4.2 )</td>
<td>V</td>
</tr>
<tr>
<td>Against ( V_L )</td>
<td>( V_{\phi_1}, V_{\phi_3} - V_L )</td>
<td>(-0.3 \text{ to } +25 )</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>( V_{\phi_2}, V_{\phi_4}, H_{\phi_1}, H_{\phi_2}, \text{GND} - V_L )</td>
<td>(-0.3 \text{ to } +13 )</td>
<td>V</td>
</tr>
<tr>
<td>Between input clock pins</td>
<td>Potential difference between vertical clock input pins</td>
<td>to +13</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>( H_{\phi_1} - H_{\phi_2} )</td>
<td>(-5 \text{ to } +5 )</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td>( H_{\phi_1}, H_{\phi_2} - V_{\phi_4} )</td>
<td>(-13 \text{ to } +13 )</td>
<td>V</td>
</tr>
<tr>
<td>Storage temperature</td>
<td></td>
<td>(-30 \text{ to } +80 )</td>
<td>°C</td>
</tr>
<tr>
<td>Operating temperature</td>
<td></td>
<td>(-10 \text{ to } +60 )</td>
<td>°C</td>
</tr>
</tbody>
</table>

*1 Operations are guaranteed up to 24 V when the width of the clock pulse is less than 10 \( \mu \)s, with a clock duty factor less than 0.1 %. 
Bias Conditions

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage</td>
<td>VDD</td>
<td>14.55</td>
<td>15.0</td>
<td>15.45</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Protective transistor bias</td>
<td>VL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>*1</td>
</tr>
<tr>
<td>Substrate clock</td>
<td>$\phi$SUB</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>*2</td>
</tr>
<tr>
<td>Reset gate clock</td>
<td>$\phi$RG</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>*2</td>
</tr>
</tbody>
</table>

*1 For the VL setting, use the VVL voltage of the vertical clock waveform or the same voltage as the VL power supply of the V driver.

*2 Do not apply a DC bias to the substrate clock and reset gate clock pins, because a DC bias is generated internally.

DC Characteristics

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply current</td>
<td>IDD</td>
<td>4</td>
<td>6</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
</tbody>
</table>

Power-on/off Sequence

(1) Power-on sequence
GND → VDD (SUB), VL → Clock ON

(2) Power-off sequence
Clock OFF → VL, VDD (SUB) → GND
(At power-off, use the power-on sequence with the time axis reversed.)
## Clock Voltage Conditions

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Waveform diagram</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Readout clock voltage</strong></td>
<td>VVT</td>
<td>14.55</td>
<td>15.0</td>
<td>15.45</td>
<td>V</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Vertical transfer clock voltage</td>
<td>VVH1, VVH2</td>
<td>–0.05</td>
<td>0</td>
<td>0.05</td>
<td>V</td>
<td>2</td>
<td>( V_{VH} = (V_{VH1} + V_{VH2})/2 )</td>
</tr>
<tr>
<td></td>
<td>VVH3, VVH4</td>
<td>–0.2</td>
<td>0</td>
<td>0.05</td>
<td>V</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VVL1, VVL2, VVL3, VVL4</td>
<td>–7.5</td>
<td>–7.0</td>
<td>–6.5</td>
<td>V</td>
<td>2</td>
<td>( V_{VL} = (V_{VL3} + V_{VL4})/2 )</td>
</tr>
<tr>
<td></td>
<td>VϕV</td>
<td>6.3</td>
<td>7.0</td>
<td>7.55</td>
<td>V</td>
<td>2</td>
<td>( V_{ϕV} = V_{VHn} - V_{VLn} ) ( n = 1 ) to 4)</td>
</tr>
<tr>
<td></td>
<td>VVH3 – VVH</td>
<td>–0.25</td>
<td>0.1</td>
<td>V</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VVH4 – VVH</td>
<td>–0.25</td>
<td>0.1</td>
<td>V</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VϕH</td>
<td>3.0</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VϕL</td>
<td>–0.05</td>
<td>0</td>
<td>0.05</td>
<td>V</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td><strong>Horizontal transfer clock voltage</strong></td>
<td>VϕH</td>
<td>3.0</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td></td>
<td>VϕL</td>
<td>–0.05</td>
<td>0</td>
<td>0.05</td>
<td>V</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td><strong>Reset gate clock voltage</strong></td>
<td>VϕRG</td>
<td>3.0</td>
<td>3.3</td>
<td>3.6</td>
<td>V</td>
<td>4</td>
<td>Input through 0.1 ( \mu F ) capacitance</td>
</tr>
<tr>
<td></td>
<td>VRGLH – VRGLL</td>
<td>0.4</td>
<td>V</td>
<td>4</td>
<td>Low-level coupling</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>VRGL – VRGLM</td>
<td>0.5</td>
<td>V</td>
<td>4</td>
<td>Low-level coupling</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Substrate clock voltage</strong></td>
<td>VϕSUB</td>
<td>21.0</td>
<td>22.0</td>
<td>23.0</td>
<td>V</td>
<td>5</td>
<td></td>
</tr>
</tbody>
</table>
## Clock Equivalent Circuit Constants

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacitance between vertical transfer clock and GND</td>
<td>$C_{\phi V1, \phi V3}$</td>
<td>820</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$C_{\phi V2, \phi V4}$</td>
<td>680</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Capacitance between vertical transfer clocks</td>
<td>$C_{\phi V12, \phi V34}$</td>
<td>820</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$C_{\phi V23, \phi V41}$</td>
<td>330</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$C_{\phi V13}$</td>
<td>120</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$C_{\phi V24}$</td>
<td>100</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Capacitance between horizontal transfer clock and GND</td>
<td>$C_{\phi H1, \phi H2}$</td>
<td>56</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Capacitance between horizontal transfer clocks</td>
<td>$C_{\phi HH}$</td>
<td>22</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Capacitance between reset gate clock and GND</td>
<td>$C_{\phi RG}$</td>
<td>2</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Capacitance between substrate clock and GND</td>
<td>$C_{\phi SUB}$</td>
<td>470</td>
<td></td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Vertical transfer clock series resistance</td>
<td>$R_1, R_3$</td>
<td>51</td>
<td></td>
<td></td>
<td>$\Omega$</td>
<td></td>
</tr>
<tr>
<td></td>
<td>$R_2, R_4$</td>
<td>56</td>
<td></td>
<td></td>
<td>$\Omega$</td>
<td></td>
</tr>
<tr>
<td>Vertical transfer clock ground resistance</td>
<td>$R_{GND}$</td>
<td>68</td>
<td></td>
<td></td>
<td>$\Omega$</td>
<td></td>
</tr>
<tr>
<td>Horizontal transfer clock series resistance</td>
<td>$R_{\phi H}$</td>
<td>5.6</td>
<td></td>
<td></td>
<td>$\Omega$</td>
<td></td>
</tr>
<tr>
<td>Reset gate clock series resistance</td>
<td>$R_{\phi RG}$</td>
<td>39</td>
<td></td>
<td></td>
<td>$\Omega$</td>
<td></td>
</tr>
</tbody>
</table>

![Vertical transfer clock equivalent circuit](image1.png)

![Horizontal transfer clock equivalent circuit](image2.png)

![Reset gate clock equivalent circuit](image3.png)
Drive Clock Waveform Conditions

1. Readout clock waveform

\[ V_{\phi} = V_{\text{VHn}} - V_{\text{VLn}} \quad (n = 1 \text{ to } 4) \]

2. Vertical transfer clock waveform

\[ V_{\text{VH}} = (V_{\text{VH1}} + V_{\text{VH2}})/2 \]
\[ V_{\text{VL}} = (V_{\text{VL3}} + V_{\text{VL4}})/2 \]

\[ V_{\phi} = V_{\text{VHn}} - V_{\text{VLn}} \quad (n = 1 \text{ to } 4) \]
3. Horizontal transfer clock waveform

VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.
In addition, VRGL is the average value of VRGLH and VRGLL.
VRGL = (VRGLH + VRGLL)/2

VRGH is the minimum value during the interval twh,
VφRG = VRGH – VRGL

VRGLm is the negative overshoot level during the falling edge of RG.

4. Reset gate clock waveform

VRGLH is the maximum value and VRGLL is the minimum value of the coupling waveform during the period from Point A in the above diagram until the rising edge of RG.
In addition, VRGL is the average value of VRGLH and VRGLL.

VRGL = (VRGLH + VRGLL)/2

VRGH is the minimum value during the interval twh,
VφRG = VRGH – VRGL

VRGLm is the negative overshoot level during the falling edge of RG.

5. Substrate clock waveform

(substrate clock waveform diagram)
# Clock Switching Characteristics

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>twh</th>
<th>twl</th>
<th>tr</th>
<th>tf</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Readout clock</td>
<td>V_T</td>
<td>2.3</td>
<td>2.5</td>
<td>0.2</td>
<td>0.2</td>
<td>μs</td>
<td>During readout</td>
</tr>
<tr>
<td>Vertical transfer clock</td>
<td>V_H1, V_H2, V_H3, V_H4</td>
<td>15</td>
<td>250 ns</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Horizontal transfer clock</td>
<td>H_H1</td>
<td>14</td>
<td>19.5</td>
<td>14</td>
<td>19.5</td>
<td>ns</td>
<td>*1</td>
</tr>
<tr>
<td></td>
<td>H_H2</td>
<td>14</td>
<td>19.5</td>
<td>14</td>
<td>19.5</td>
<td>ns</td>
<td>*2</td>
</tr>
<tr>
<td>Reset gate clock</td>
<td>φ_RG</td>
<td>8</td>
<td>10</td>
<td>37</td>
<td>4</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Substrate clock</td>
<td>φ_SUB</td>
<td>1.5</td>
<td>1.7</td>
<td>0.5</td>
<td>0.5</td>
<td>μs</td>
<td>When draining charge</td>
</tr>
</tbody>
</table>

*1 When vertical transfer clock driver CXD3400N is used.

*2 \( tf \geq tr - 2 \text{ ns} \), and the cross-point voltage \( (V_{CR}) \) for the \( H_H1 \) rising side of the \( H_H1 \) and \( H_H2 \) waveforms must be at least \( V_{H1}/2 \) [V].

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>two</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Horizontal transfer clock</td>
<td>H_H1, H_H2</td>
<td>12</td>
<td>19.5</td>
<td>ns</td>
</tr>
</tbody>
</table>

*3 “two” is the overlapped period with twh and twl of the horizontal transfer clocks \( H_H1 \) and \( H_H2 \).
## Image Sensor Characteristics

*(Tj = 25 °C)*

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
<th>Measurement method</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sensitivity</td>
<td>S</td>
<td>1880</td>
<td>2350</td>
<td>mV</td>
<td></td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Sensitivity ratio</td>
<td>RMgG</td>
<td>0.91</td>
<td></td>
<td>1.33</td>
<td></td>
<td>2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>RYeCy</td>
<td>1.19</td>
<td></td>
<td>1.52</td>
<td></td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>Saturation signal</td>
<td>Ysat</td>
<td>1400</td>
<td>mV</td>
<td></td>
<td>3</td>
<td>Tj = 60 °C</td>
<td></td>
</tr>
<tr>
<td>Smear</td>
<td>Sm</td>
<td></td>
<td></td>
<td>–110</td>
<td>–100</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Zone 0 and zone I</td>
</tr>
<tr>
<td>Video signal shading</td>
<td>SHy</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Zone 0, zone I, zone II and zone II'</td>
</tr>
<tr>
<td>Uniformity between</td>
<td>∆Sr</td>
<td>10</td>
<td>%</td>
<td></td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>video signal channels</td>
<td>∆Sb</td>
<td>10</td>
<td>%</td>
<td></td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Dark signal</td>
<td>Ydt</td>
<td>2</td>
<td>mV</td>
<td></td>
<td>7</td>
<td>Tj = 60 °C</td>
<td></td>
</tr>
<tr>
<td>Dark signal shading</td>
<td>∆Ydt</td>
<td>1</td>
<td>mV</td>
<td></td>
<td>8</td>
<td>Tj = 60 °C</td>
<td></td>
</tr>
<tr>
<td>Flicker Y</td>
<td>Fy</td>
<td>2</td>
<td>%</td>
<td></td>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flicker R–Y</td>
<td>Fcr</td>
<td>5</td>
<td>%</td>
<td></td>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flicker B–Y</td>
<td>Fcb</td>
<td>5</td>
<td>%</td>
<td></td>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Line crawl R</td>
<td>Lcr</td>
<td>3</td>
<td>%</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Line crawl G</td>
<td>Lcg</td>
<td>3</td>
<td>%</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Line crawl B</td>
<td>Lcb</td>
<td>3</td>
<td>%</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Line crawl W</td>
<td>Lcw</td>
<td>3</td>
<td>%</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Lag</td>
<td>Lag</td>
<td>0.5</td>
<td>%</td>
<td></td>
<td>11</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Zone Definition of Video Signal Shading

![Zone Definition Diagram](image-url)
Note) Adjust the amplifier gain so that the gain between [*A] and [*Y], and between [*A] and [*C] equals 1.
Image Sensor Characteristics Measurement Method

Measurement conditions

1. In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of Y signal output or chroma signal output of the measurement system.

Color coding of this image sensor & Composition of luminance (Y) and chroma (color difference) signals

As shown in the figure above, fields are read out. The charge is mixed by pairs such as A1 and A2 in the A field (pairs such as B in the B field). As a result, the sequence of charges output as signals from the horizontal shift register (Hreg) is, for line A1, (G + Cy), (Mg + Ye), (G + Cy) and (Mg + Ye).

These signals are processed to form the Y signal and chroma (color difference) signal. The Y signal is formed by adding adjacent signals, and the chroma signal is formed by subtracting adjacent signals. In other words, the approximation:

\[
Y = \frac{1}{2} (2B + 3G + 2R)
\]

is used for the Y signal, and the approximation:

\[
R - Y = (2R - G)
\]

is used for the chroma (color difference) signal. For line A2, the signals output from Hreg in sequence are (Mg + Cy), (G + Ye), (Mg + Cy), (G + Ye).

The Y signal is formed from these signals as follows:

\[
Y = \frac{1}{2} (2B + 3G + 2R)
\]

This is balanced since it is formed in the same way as for line A1.

Similarly, the chroma (color difference) signal is approximated as follows:

\[
-(B - Y) = -(2B - G)
\]

In other words, the chroma signal can be retrieved according to the sequence of lines from \(R - Y\) and \(-(B - Y)\) in alternation.

This is also true for the B field.
Definition of Standard Imaging Conditions

- Standard imaging condition I:
  Use a pattern box (luminance: 706 cd/m², color temperature of 3200 K halogen source) as a subject.
  (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut
  filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the
  standard sensitivity testing luminous intensity.

- Standard imaging condition II:
  Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles.
  Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted
  to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity
   Set the measurement condition to standard imaging condition I. After setting the electronic shutter mode
   with a shutter speed of 1/500 s, measure the Y signal (Ys) at the center of the screen, and substitute the
   value into the following formula.
   \[ S = Ys \times (500/60) \text{ [mV]} \]

2. Sensitivity ratio
   Set the measurement condition to standard imaging condition II. After adjusting the average value of the
   Y signal output to 200 mV, and then measure the Mg signal output (SMg [mV]) and G signal output (SG [mV]),
   and Ye signal output (SYe [mV]) and Cy signal output (SCy [mV]) at the center of the screen with frame
   readout method. Substitute the values into the following formula.
   \[ R_{MgG} = \frac{SMg}{SG} \]
   \[ R_{YeCy} = \frac{SYe}{SCy} \]

3. Saturation signal
   Set the measurement condition to standard imaging condition II. After adjusting the luminous intensity to
   15 times the intensity with average value of the Y signal output, 200 mV, measure the minimum value of
   the Y signal.

4. Smear
   Set the measurement condition to standard imaging condition II. With the lens iris at F5.6 to F8, adjust the
   luminous intensity to 500 times the intensity with average value of the Y signal output, 200 mV. When the
   readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H
   blanking, measure the maximum value (YSm [mV]) of the Y signal output, and substitute the value into the
   following formula.
   \[ S_c = 20 \times \log \left( \frac{(YSm/200) \times (1/500) \times (1/10)}{200} \right) \text{ [dB]} \] (1/10 V method conversion value)

5. Video signal shading
   Set the measurement condition to standard imaging condition II. With the lens diaphragm at F5.6 to F8, adjust
   the luminous intensity so that the average value of the Y signal output is 200 mV. Then measure the maximum
   (Ymax [mV]) and minimum (Ymin [mV]) values of the Y signal, and substitute the values into the
   following formula.
   \[ S_{Hy} = \frac{(Y_{max} - Y_{min})}{200} \times 100 \% \]

6. Uniformity between video signal channels
   Set the measurement condition to standard imaging condition II. After adjusting the average value of the
   Y signal output to 200 mV, measure the maximum (Cmax, Cbmax [mV]) and minimum (Crmin, Cbmin [mV])
   values of the R – Y and B – Y channels of the chroma signal, and substitute the values into the following
   formula.
   \[ \Delta Sr = \left| \frac{(C_{max} - C_{min})}{200} \right| \times 100 \% \]
   \[ \Delta Sb = \left| \frac{(C_{bmax} - C_{bmin})}{200} \right| \times 100 \% \]
7. Dark signal
Measure the average value of the Y signal output (Ydt [mV]) based on the horizontal idle transfer level at the junction temperature of 60 °C placing the device in the light-obstructed state.

8. Dark signal shading
After measuring 7, measure the maximum (Ydmax [mV]) and minimum (Ydmin [mV]) values of the dark signal output, and substitute the values into the following formula.
\[ \Delta Y_{dt} = Y_{dmax} - Y_{dmin} \text{[mV]} \]

9. Flicker
(1) Fy
Set the measurement condition to standard imaging condition II. After adjusting the average value of the Y signal output to 200 mV, measure the difference in the signal level between fields (\( \Delta Y_{f} \text{[mV]} \)), and substitute the value into the following formula.
\[ F_y = (\frac{\Delta Y_{f}}{200}) \times 100 \% \]

(2) Fcr, Fcb
Set the measurement condition to standard imaging condition II. After adjusting the average value of the Y signal output to 200 mV, insert an R or B filter, and measure both the difference in the signal level between fields of the chroma signal (\( \Delta C_{r}, \Delta C_{b} \)) as well as the average value of the chroma signal output (\( C_{Ar}, C_{Ab} \)). Substitute the values into the following formula.
\[ F_{ci} = (\frac{\Delta C_{i}}{C_{Ai}}) \times 100 \% \quad (i = r, b) \]

10. Line crawl
Set the measurement condition to standard imaging condition II. After adjusting the average value of the Y signal output to 200 mV, insert a white subject and R, G, and B filters and measure the difference between Y signal lines for the same field (\( \Delta Y_{lw}, \Delta Y_{lr}, \Delta Y_{lg}, \Delta Y_{lb} \text{[mV]} \)). Substitute the values into the following formula.
\[ L_{ci} = (\frac{\Delta Y_{li}}{200}) \times 100 \% \quad (i = w, r, g, b) \]

11. Lag
Adjust the Y signal output value generated by strobe light to 200 mV. After setting the strobe light so that it strobos with the following timing, measure the residual signal level (Ylag), and substitute the value into the following formula.
\[ L_{ag} = (\frac{Y_{lag}}{200}) \times 100 \% \]
Spectral Sensitivity Characteristics

(includes lens characteristics and excludes light source characteristics)

Sensor Readout Clock Timing Chart

- V1 - V2 - V3 - V4

Odd Field:
- V1
- V2
- V3
- V4

Even Field:
- V1
- V2
- V3
- V4

Unit: µs

58.8 1.6 2.5 2.5 2.5 4.9
* During the vertical optical black period and vertical dummy bit output period, alias signal may occur such as smear and blooming. If either of the above periods is to be used for image or other processing, consult your Sony representative in advance.
* OB clamp pulse CLP φ OB are reference examples that do not take into account the system delay or other factors.
* Clamp CLP φ OB pulses in an effective OB.
Notes On Handling

1. Static charge prevention
Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
   (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
   (2) Use a wrist strap when handling directly.
   (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
   (4) Ionized air is recommended for discharge when handling image sensors.
   (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

2. Soldering
(1) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 80 °C.
(2) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30 W soldering iron with a ground wire and solder each pin in 2 seconds or less. For repairs and remount, cool sufficiently.
(3) To dismount an image sensor, do not use solder suction equipment. When using a desoldering tool, use a zero-cross ON/OFF type for the temperature control system and ground the controller.

3. Protection from dust and dirt
Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.
   (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
   (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
   (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
   (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
   (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

4. Installing (attaching)
   (1) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7 mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)
   (2) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
   (3) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to the other locations as a precaution.
(4) The notch of the package is used for directional index, and that can not be used for reference of fixing.
In addition, the cover glass and seal resin may overlap with the notch of the package.

(5) If the leads are bent repeatedly or metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.

(6) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (reference)

(7) Note that the sensor may be damaged when using ultraviolet ray and infrared ray on mounting it.

5. Others

(1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.

(2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.

(3) Brown stains may be seen on the bottom or side of the package. But this does not affect the characteristics.

(4) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.

(5) This package has 2 kinds of internal structure. However, their package outline, optical size, and strength are the same.

![Structure A and Structure B](image)

The cross section of lead frame can be seen on the side of the package for structure A.
1. "A" is the center of the effective image area.
2. The two points "B" of the package are the horizontal reference. The point "B'" of the package is the vertical reference.
3. The bottom "C" of the package, and the top of the cover glass "D" are the height reference.
4. The center of the effective image area relative to "B" and "B'" is \((H, V) = (6.1, 5.7) \pm 0.15\)mm.
5. The rotation angle of the effective image area relative to \(H\) and \(V\) is \(\pm 1\)°.
6. The height from the bottom "C" to the effective image area is \(1.41 \pm 0.10\)mm. The height from the top of the cover glass "D" to the effective image area is \(1.94 \pm 0.15\)mm.
7. The tilt of the effective image area relative to the bottom "C" is less than 50µm. The tilt of the effective image area relative to the top "D" of the cover glass is less than 50µm.
8. The thickness of the cover glass is 0.75mm, and the refractive index is 1.5.
9. The notches on the bottom of the package are used only for directional index, they must not be used for reference of fixing.